Siemens SPC3 Specifiche Pagina 13

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 94
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 12
DPC31 HW
SchnittStellenCenter
DPC31 HW Description
Version V1.0 Page 11
Copyright (C) Siemens AG 2000. All rights reserved. 12/00
2.4 Pin Description
The DPC31 has a 100 pin PQFP package with the following signals:
Function Group Name Pins Type Voltage
Proof
Function
C31 Interface PA 8 I/O 5V Corresponds to P0 for the discrete type
PB 8 I/O 5V Corresponds to P1 for the discrete type
PC 8 I/O 5V Corresponds to P2 for the discrete type
PD 8 I/O 5V Corresponds to P3 for the discrete type
ALE 1 I/O 5V Address Latch Enable
XPSEN 1 I/O 5V For emulation only
XCSDATA 1 O 5V Chip select for external RAM
XCSCODE 1 O 5V Chip select for external ROM
BOOTTYP 2 I 5V Type for loading the user program
DBX 1 I 5V Switch to In Circuit Emulator
µP Interface PE 8 I/O 5V
PF 8 I/O 5V
PG 8 I/O 5V
PH 3 I/O 5V
BUSTYP 3 I 5V
SSC Interface SSCLK 1 O 5V Connection for SPI Chips, Clock
SSDO 1 O 5V Connection for SPI Chips, Data_Out
SSDI 1 I 5V Connection for SPI Chips, Data_In
PLL + Clock Unit XTAL1_CLK 1 I
3.3V
Quartz connection / Clock supply
XTAL2 1 O
3.3V
Quartz connection
AVDD 1 Separate V
DD
supply for PLL
AGND 1 Separate GND supply for PLL
XPLLEN 1 I 5V Switching off the PLL and supply clock pulse via
XTAL1_CLK
CLKOUT1X2 1 O 5V Clock pulse output CLK/2 (without reset)
CLKOUT1X4 1 O 5V Clock pulse output CLK/4 (without reset)
Physics Unit RTS_TXE 1 O
3.3V
TXD_TXS 1 O
3.3V
XCTS_RXA 1 I 5V
RXD_RXS 1 I 5V
General RESET 1 I 5V Reset Input
Test NTEST1 1 I 5V Test Pin
NTEST2 1 I 5V Test Pin
TST1 1 I 5V Test Pin
Supply VDD 4 +3.3V
GND 9 0V
Total 100
Figure 2.4-1:
DPC31 Pin List
Because of the 5V-tolerant I/O, and in order to ensure the least possible power loss, no pull-up or pull-down
resistors are integrated in the pad cells; that is, all unused inputs or all output ports (since these are switched
as input after reset) are to be applied to one defined level (Ports A, B, D, E, F, G, and H). This is not
necessary for Port C since it is permanently configured as output. A bus contention is permitted for a
maximum of 20ns.
Vedere la pagina 12
1 2 ... 8 9 10 11 12 13 14 15 16 17 18 ... 93 94

Commenti su questo manuale

Nessun commento